Printed Pages – 7 Roll No.:	
tb) Delino a maded sendoandactor Explinit who in	
decrete held multi-cross in a graded removabilities	
B028312(028) Open Dollars	
B. Tech. (Third Semester) Examination,	
NovDec. 2020	
(ii) Discuss the (amenos wein) on Testric returns	
(Electronics and Telecommunication Engg. Branch)	
Colony Federanne the concentration of nee electronics and Federal : boundly smill and	
n block hoo b coxhamaniamitica Marca at an equation	
to description along the following the concentration of the contract of the co	
Note Part (a) is campulsony. Attempt any two parts	
diagrams wherever necessary.	
(ii) R peat part (i) kirdual den a and acceptor	
1. (a) (i) Define Hobility and conductivity.	2
(ii) What is difference between diffusion and drift	
currents?	2

B028312(028)

PTO

(b) Define a graded semiconductor. Explain why an	
electric field must exist in a graded semiconductor?	
D' 1	2. (a) (i)

8

2

6

5

3

Derive the expression for potential variation in graded semiconductor

(c) (i) State Mass-Action law as an equation and in words

(ii) Discuss the potential variation, electric field and charge density inside depletion layer of p-n junction.

(d) (i) Determine the concentration of free electronics and holes in a sample of germanium at 300°K which has a concentration of Donor atoms equal to 2×10¹⁴ atoms/cm³ and concentration of acceptor atoms equal to 3×10¹⁴ atoms/cm³. Is this a p-type or n-type Ge. In other words is the conductivity due primarily to holes or to electronics.

(ii) Repeat part (i) for equal donor and acceptor concentration of 10¹⁵ atoms/cm³. Is this p-type or n-type Ge?

Unit-II

2. (a) (i) Draw V-I characteristics of ideal and practical p-n junction silicon diode.


(ii) Define peak inverse voltage.

(b) Draw the circuit diagram of full-wave bridge rectifier and derive the efficiency, ripple factor, PIV, TUF.

(c) Explain zener diode as voltage regulator. Derive equations for variable source and load.

(d) (i) The Avalanche diode shown regulates at 50 V from 5 to 40 mA current. The supply voltage V is 200 V. Calculate R to allow voltage regulation from $I_L = 0$ to $I_L = I_{L, max}$. What is $I_{L, max}$?

(ii) If R is set as above but I_L is fixed at 25 mA then what is the permissible range of V.




Unit-III

- 3. (a) (i) What is a transistor? Why is it so called?
 - (ii) What is thermal runaway? 2
 - (b) Draw Eber-Moll model of a transistor for a npn transistor and explain the same.

A STATE OF THE OFFICIENCY, HUDDEN SECTION PER. LELF.

- (c) For the circuit shown:
- (i) Find the operating point.
 - (ii) What is the stability factor of the circuit. Given

$$\beta = 50$$
, $V_{BE} = 0.7$ v?



(d)	Draw the circuit for transistor in CE configuration
	and draw the input output characteristics of common
	emitter configuration. Explain in characteristics the
	transistor active region, saturation and cut off region
	giving one application each.

Unit-IV

- 4. (a) (i) FET is a voltage controlled device. Justify.
 - (ii) Define pinch off voltage.
 - (b) Explain the construction and working of a n-channel JFET with drain current equation. Also draw drain and transfer characteristics.
 - (c) (i) Explain why does the drain current ID not reduced to zero even after the channel is pinched off?
 - (ii) Why input impedance of FET is high?
 - (iii) Obtain the expression for the pinch off voltage \overline{VP} in case of n-channel JFET.
 - (d) For the circuit shown calculate:
 - (i) V_{GSQ}

1

8


8

2

2

)
,

- (iii) V_{DS}
- (iv) V_D



Unit-Valencia as burning Large

- 5. (a) (i) Draw symbol of *n*-channel E-MOSFET and *n*-channel D-MOSFET.
 - (ii) Why is MOS transistor devices are commercially more important than JFET?
 - (b) Draw and explain the typical volt ampere drain characteristics and the transfer characteristics of an *n*-channel MOSFET transistor operated both in enhancement mode and depletion mode.

(c) Explain the construction and working of enhancement MOSFET with neatly labeled diagrams.

(d) Write short notes on:

4×2=8

- (i) Sub threshold conduction
- (ii) MOS switch

	Printed	Pages	_	4
--	---------	--------------	---	---

Roll No.:

B028313(028)

The Anti-Anti-Salvasia in the Higher Street Countries of the

B.Tech. (Third Semester) Examination Nov.-Dec. 2020 (a contraction to the contraction to

a my m (New Scheme) to make a self

DIGITAL SYSTEM DESIGN

Time Allowed: Three hours

Maximum Marks: 80

Minimum Pass Marks: 28

Attempt all questions. Part (a) is compulsory

& Solve any two parts from (b), (c) and (d)

of each questions.

Interpretable for land and mode needed each conflict (a)

Unit-I

- 1. (a) Write the Distributive Laws. 2
 - (b) Using Boolean Algebra, prove that: 7
 ions, while USC 13 magazine closest decrease and a DC (c)
 - (i) $AB + ABC + A\vec{B} = A$

ater vie

- (ii) (B+A)(B+D)(A+C)(C+D) = BC+AD
- (iii) AB + A'C = (A+C)(A'+B)
- (c) Reduce using mapping the following Boolean function in
 - (i) Sum of products
 - (ii) Product of sums

Also implement it using Universal Gates

$$F(A, B, C, D) = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$$

7

7

(d) Reduce the following expression using tabular method.

$$F(A, B, C, D) = \sum m(0, 2, 3, 5, 8, 10, 11, 13)$$

And Lees the Albertan Unit-Hill from the law

- 2. (a) Differentiate between combinational and sequential circuits.
 - (b) Design a Full adder circuit using Decoder.

that I some Discolorus Algebras, prove that

(c) Draw the neat & clean diagram of BCD Adder and explain its working through table.

(d) What is Multiplexer? Write down its application and draw 16 : 1 multiplexer using only 2 : 1 multiplexer. 7

Unit-III

- 3. (a) Write difference between Latch and flip-flop.
 - (b) Draw the logic diagram of J-K flip-flop and explain its working to:
 - (i) Obtain the flip-flop characteristics table
 - (ii) Obtain characristics equation
 - (iii) Obtain excitation table
 - (c) Design BCD Ripple Counter and explain its functioning.
 - (d) What is Shift Register? Explain various types of shift register in brief.

Unit-IV

- 4. (a) Compare Moore & Mealy FSM.
 - (b) What is Algorithmic State Machines charts? List the silent features of the ASM charts.

2

7

7

2

(c) Design a Pulse train generator using a shift register to generate the following waveform:

(d) Reduce the number of states in the following state table and tabulate the reduced state table and also draw the reduced state diagram.

Parky HSUnit-Votes of Hinzon Links (b)

2

- 5. (a) Define Fan-in and Fan-out.
 - (b) Give comparison among various logic families.
 - (c) Draw the circuit diagram and explain the operation
 of 2 inputs TTUNAND gate with totem—pole output.

1429 dram Storoid magnetic is

(d) Draw two input CMOS NAND & NOR gate and explain their operations.

Roll No. :

B028315(028)

B. Tech. (Third Semester) Examination, Nov.-Dec. 2020

(New Scheme)

DATA STRUCTURE USING C++

(ET & T Engg. Branch)

Time Allowed: Three hours

Maximum Marks: 100

Minimum Pass Marks: 35

Note: Attempt all questions. Part (a) carries 4 marks and is compulsory. Attempt any two parts from part (b), (c) and (d) carrying 8 marks each.

Unit-I

- 1. (a) What is default constructor and what is the advantage of having it.
 - (b) Write a program using the concept of array of objects.

- (c) Write a program in C++ to keep 1000 records of books [ACC-No, Name, Cost] and make a function to display all records.
- (d) What is a friend function? Write a program to declare friend function in two classes.

Unit-II

- **2.** (a) Differentiate between function overloading and function overriding.
 - (b) Write a program using the concept of multiple inheritance.
 - (c) Define operator overloading? Write a program to overload '+' operator to add two complex numbers.
 - (d) Define inheritance? Explain different types of inheritance.

Unit-III

- 3. (a) Explain the concept of abstract class in brief.
 - (b) Define pointer. Explain memory management operator in C++.

- (c) Explain this pointer. Write a program to use this pointer.
- (d) What is virtual function? Write a program to declare virtual display function in base class.

Unit-IV

- 4. (a) Define data structure and its types.
 - (b) Define sorting. Explain selection or bubble sort with an example.
 - (c) Explain the concept of linear search. Write a program to search an element in an array of integers (linear search).
 - (d) Define Queue. Write a C++ program to add an element in a queue and delete an element from the queue.

Unit-V

- 5. (a) What are the advantages of link-list over array?
 - (b) Explain Binary search tree with suitable example.
 - (c) Explain different types of tress with example.

(d) Explain different traversing techniques for Graph.

and send a more a valge before

V 1-111 1

nne nos sinterhagunores be unique, ar una sinta(C (d)

tensity) some out to sit and it in the companies of the instance of the instan

(0) Dellin Quene With a C Tepregrain to odd an odcoent or spring and delete or element to see the number of the number.

V mm?

(a) System and the advantages on line-tim over many:
(ii) Explain Bloomy search bud with supulsic exignlyic

(til 1 spinnstilleren types of ress with example

B033315(033)

B. Tech. (Third Semester) Examination, Nov.-Dec. 2020

DIGITAL ELECTRONICS

Time Allowed: Three hours

Maximum Marks: 80-100

Note: Attempt all questions. Each question carries equal makrs. Part (a) is compoulsory and answer any two from (b), (c) and (d).

Unit-I

1. (a) Find the 9's complement of: $\frac{2}{3}$

- (i) 3465
- (ii) 782·54
- (b) Perform the following decimal addition in 8421 code: 78

679.6 + 536.8

- 6	2	-1
- 1	Z	- 1
- 1	_	- 1

- (c) Write short notes on: (i) XS-3 code (ii) Cyclic code
 - (iii) Gray code
 - (iv) 8421 code
- (d) Using Quine Mc-cluskey simplyfy the following: -78 $F(A, B, C, D) = \Sigma m(0, 1, 3, 7, 8, 9, 11, 15)$

- 2. (a) Define Half adder.
 - (b) Implement a 16:1 multiplexer using 4:1 multiplexer. 78
 - (c) Design a carry look ahead adder
 - (d) Design a full substractor.

Unit-III

- 3. (a) Define sequential circuit.

78

-2-4

- (b) Explain the working of Bi-directional shift register with logic diagram. 78
- (c) Explain the race around condition for J-K flip flop. How can it be avoided in master-slave flip-flop?

[3]

(d) Draw and explain the working of 3 bit UP 78 synchronous counter.

Unit-IV

- 4. (a) Define flip-flop. 24
 - (b) Differentiate between Moore and Mealy machines.
 - (c) Convert JK flip-flop to D flip-flop. 78
 - (d) Convert SR flip-flop to T flip-flop 78

Unit-V

- 5. (a) Define Memory.
 - (b) Draw and explain Nand gate totem pole TTL.
 - (c) Implement the following function using PLA:

$$F(A, B, C, D) = AC' + A'B'C' + ABCD$$

-78 (d) Explain briefly ROM organization.

Roll No. 1

B067313(067)

B.Tech. (Third Semester) Examination Nov.-Dec. 2020

ELECTRONIC DEVICES and DIGITAL CIRCUITS

Time Allowed: Three hours

Maximum Marks: 100

Minimum Pass Marks: 35

Note: Attempt all questions. Part (a) is compulsory & Attempt any two parts from (b), (c) and (d) of each questions.

Unit-I United universal and (a) .8.

- 1. (a) What is static resistance of a diode?
 - (b) Sketch the V-I characteristics of a diode and explain it.

8

PTO

	- 70	- 1
ь.	- 7	- 1
ь.	-	- 1

(c) Explain the working of a half wave rectifier with

		circuit diagram and waveforms.	8	
	(d)	Explain Zener breakdown and differentiate it from		
		Avalanche breakdown.	8	
		Unit-II		
2.	(a)	Why is the base most lightly doped?	4	
	(b)	Draw the circuit diagram and explain the working of		
		a transistor in CB configuration.	8	
	(c)	With a neat diagram explain the V-I characteristics		
		of JFET.	8	
	(d)	Draw and explain the construction and working of		
		a depletion type MOSFET.	8	
Unit-III				
3.	(a)	Define universal gates.	4	
	(b)	Simplify the following Boolean function by K-map.	8	
		$F = \sum m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12)$		

		[3]	
	(c)	Explain all logic gates in brief.	8
	(d)	Explain the basic concept of TTL to implement universal logic gate.	8
		Unit-IV	
4.	(a)	Define Combinational circuit with basic block diagram.	4
	(b)	Explain FULL-ADDER using two HALF Adder with its logic diagram.	8
	(c)	Define Multiplexer. Explain 2-input and 4-input Multiplexer with suitable block diagram.	8
	(d)	Define Decoder. Explain 3 to 8 Line Decoder with Block Diagram.	8
		Unit-V	
5.	(a)	What is Shift Register?	4
	(b)	Draw the conversion of JK Flip to RS Flip flop using all necessary steps.	8
	(c)	Explain parallel in serial out shift register using block diagram.	8

- (d) Design a D- Flip Flop using 8
 - (i) Logic Diagram
 - (ii) Graphical Symbol
 - (iii) Truth Table
 - (iv) Characteristics Table
 - (v) Excitation Table
 - (vi) Characteristics Equation (K-map Table)

100]